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In recent years, the many-core architecture has seen a rapid increase in the number of on-chip cores with a much slower increase in die 
area. This has led to very high power densities in the chip. Hence, in addition to power, temperature has become a first-order design con-
straint for high-performance architectures. However, measuring temperature is very limited to on-chip temperature sensors, which might 
not always be available to researchers.  
In this paper, we propose a new temperature-measurement system using thermocouples for many-core GPU architectures and devise a 
new method to control GPU scheduling. This system gives us a temperature distribution heatmap of the chip. In addition to monitoring 
temperature distribution, our system also does run-time power consumption monitoring. The results show that there is a strong co-
relation between the on-chip heatmap patterns and power consumption. Furthermore, we provide actual experimental results that show 
the relationship between TPC utilizations and their active locations that reduce temperature and power consumption.  
 





The number of cores inside a chip is increasing dramatically 
in today’s processors. For example, NVIDIA’s GTX280 has 
30 streaming multiprocessors with 240 CUDA cores, and 
NVIDIA Fermi GPUs have 512 CUDA cores. On the multi-
core front, the latest AMD processors have 12 cores. This high 
number of cores puts a lot of pressure on designing effective 
power- and temperature-controlled architectures. Moreover, 
the work by Mesa-Martinez et al. [10] showed that tempera-
ture is becoming a dominant factor for the determining per-
formance, reliability, and leakage power consumption of 
modern processors.  
In this paper, we use GPUs as a form of many-core proces-
sor. With GPUs, it is possible to validate that temperature-
aware thread scheduling can actually reduce power consump-
tion. Unfortunately, unlike the state-of-the-art multicores, the 
current GPUs do not provide temperature sensors for each 
individual core. Usually, a board-level temperature sensor is 
provided. However, it cannot account for the rampant temper-
ature variations across the chip due to hotspots. Hence, in this 
paper, we propose a new temperature-measurement system 
that allows us to measure the temperature map, while also 
measuring the total power consumption.  
Some efforts in academia have focused on measuring tem-
perature using infrared (IR) cameras [11] (Although industries 
have better ways of measuring temperature, typically that 
information is not disclosed to the public). IR cameras provide 
an entire temperature distribution, but set-up cost is very high, 
and they require special oil cooling. In other words, a heatsink 
must be removed, which could interfere with the natural heat 
distribution from a heatsink. Also, measurements performed 
through such a setup typically require some adjustments to the 
measured data, so as to accurately represent ideal measure-
ments under actual working conditions of the processor (i.e., 
with a heatsink cooling solution). Thus, there is an opportunity 
for inaccuracies to creep in due to the nature of the modeling. 
Hence, we propose a new cost-effective temperature-
measurement system that uses thermocouples for the first time 
for GPU architectures. We devised a method to install ther-
mocouples between a chip and a heatsink. With this system, 
we successfully measured the on-chip temperature distribution 
of a GPU processor. Thermocouples provide two benefits over 
IR cameras. First, they are very low cost and relatively easy to 
install, even in academia, without special expensive equip-
ment. Second, a heatsink can still be placed, so we can meas-
ure power and temperature simultaneously. Then, we demon-
strate the need for thermal-aware scheduling algorithms based 
on the correlation between the on-chip heatmap and power 
consumption. 
 
2. Background and Related Work 
In this section, we discuss previous chip temperature-
measurement systems and provide a brief background of the 
evaluated GPU system. 
 
2.1 Chip Temperature Characterization Methods 
Chip temperature characterization methods can be classified 
into two main branches: 1) modeling methods, and 2) meas-
urement methods.  
 
2.1.1 Modeling Methods 
Temperature-modeling methods are mainly relevant to de-
sign time thermal characterization. They provide designers 
with the freedom to try out new designs and perform simula-
tions. Also, such thermal models can be plugged into microar-
chitecture simulators to see the effect of changing microarchi-
tectural parameters on temperature or the effect of running 
different benchmarks. One of the most popular thermal mod-
els is HotSpot [9]. Based on the duality of heat transfer and 
electricity, the authors have modeled various microarchitec-
ture components into equivalent thermal resistances and ca-
pacitances. HotSpot can also be used to model a particular 
thermal package for the chip and to observe its thermal char-
acteristics. By plugging the HotSpot thermal model into a 
simulator, one can track the thermal properties of individual 
components under load, understand a program’s thermal be-
havior, evaluate thermal management techniques, etc. The 
thermal model is portable and flexible, and it can be built upon 
to cater to particular requirements. However, verification of 
the model on absolute thermal values is still a challenge. 
 
2.1.2 Measuring Methods 
Temperature measurement methods are mainly relevant to 
runtime thermal management techniques, which require a 
temperature measurement to occur in real time. Also, though 
thermal simulation models aim to faithfully mirror the behav-
ior of the system, they are based on the designer’s understand-
ing of what factors affect the thermal characteristics of the 
system. So, modeling methods need to be validated against 
actual measurements of some sort to ensure the accuracy of 
the model and thus they require the existence of robust ther-
mal-measurement methods. In the realm of performance, 
modern processors provide measurement instruments in the 
form of hardware performance counters. However, for tem-
perature, processors, especially many-core processors, do not 
yet have a concrete built-in measurement system. Though the 
exact methods used in the industry to measure temperature are 
not known, there are mainly two contemporary methods pro-
posed in academia.  
On-Chip Sensors: CMOS-based on-chip sensors are main-
ly used to measure temperature at various points. This type of 
temperature sensing has been well-implemented in multi-core 
processors, with each core having its own thermal sensor. The 
IBM Power6 processor has 24 digital thermal sensors and 
three thermistors for monitoring temperature characteristics 
[5]. But in the case of many-core architectures like GPUs, so 
far there is just a board-level sensor [3] and one on-chip sensor 
whose location is unknown; the temperature of individual 
cores is not tracked. The advantage of using on-chip sensors is 
the accurate and real-time measurement of temperature across 
the chip, without the need for alternate cooling solutions, as in 
the case of IR. Thus, temperature monitoring can be per-
formed in the actual working conditions of the chip running 
real workloads. This translates to more accurate handling of 
DTS techniques. On the downside, some problems exist due 
to the sensors being integrated into the chip. Due to variations 
in the lithographic process, a complicated sensor circuit is 
required to achieve accurate results. This establishes a trade-
off between accuracy and the amount of die area taken up by 
the sensor circuitry. Also, since sensor locations are discrete in 
nature, sensing all the hotspots on the chip is not possible, 
which leads to a spatial gradient of error if a sensor is not at 
the exact location of the hotspot. 
 
IR-based Measurement: Infrared-based thermal imaging 
has gained popularity as a robust method of characterizing 
thermal behavior [11]. It provides good resolution and accura-
cy both in time and space. As such, it has been used in study-
ing dynamic thermal management techniques. Its external 
nature also helps in making decisions regarding the placement 
location of thermal sensors on the chip at temperature-critical 
portions. However, there are a few limitations of using IR 
imaging, some of which have already been pointed out by 
Huang et al. [7]; IR rays cannot pass through metal. Generally, 
processors are encompassed with a metallic heat dissipation 
solution like a heatsink. So, for IR imaging to work, the 
heatsink needs to be removed and an alternate cooling solution 
needs to be provided. One of the prevalent methods in this 
case is removing the heatsink and providing laminar oil-
cooling over a bare silicon die [11]. However, this results in 
different transient and steady-state thermal responses com-
pared to a conventional cooling solution like a heatsink [7]. 
The other limitation is that the cooling capacity of oil is rough-
ly proportional to the size of the oil tank and the velocity of 
the oil flow. In order to cool 100W-300W cores, the speed of 
oil flow has to be fast, thereby easily producing more distorted 
images. Although this method has high merits when done 
correctly, it comes with high set-up cost and time. 
 
2.1.2 Pros and Cons of using Thermocouples 
The most notable advantage of using thermocouples is the 
cost and the ease of use for the measurement. Not only is it    
suitable for measurements up to 750 degrees Celsius, but it 
has a very thin diameter, and being a wire, it can easily be 
placed anywhere. However, placing this wire in a specific 
location is a challenge as the pressure applied on it could af-
fect the temperature readings. Furthermore, the resolution of 
the readings is very limited to IR measurement. However, 
with a very well designed thermo-spacer and some knowledge 
of the GPU processor layout, using thermocouples provides 
the best cost-effective solution. Also, reconstructing a 
heatmap from thermocouple readings is much simpler than in 
the IR case since the IR method involves high-velocity oil 
flow. To the best of our knowledge, actual temperature meas-
urement on a GPU chip has not been done before, and unlike 
the CPU architecture, GPU has a very high number of cores 
and has more opportunities for temperature and power reduc-
tion from this study. 
 
3. Experimental Setup 
Figure 2 shows a block diagram of the entire temperature- and 
power-measurement system. The AC power is intercepted by 
the EXTECH power analyzer, which then is connected to the 
test computer. The computer has an 8800GT GPU with ther-
mocouples and the spacer installed. Thermocouple readings 
are measured by another computer using Labview software. 
 




3.1 Temperature Measurement System 
We propose a thermal-measurement method where thermo-
couples are used as temperature sensors. We have designed a 
thermal spacer with grooves cut in to hold the thermocouples 
at desired locations. The thermocouples are embedded in these 
grooves. The spacer has raised edges and a shape such that it 
fits perfectly over the GPU chip, consequently establishing a 
contact between the thermocouples and the chip surface. 
 
Thermocouple: J-type thermocouples are used in our meas-
urement system. They are suitable for measurements ranging 
from 0 to 750 degrees Celsius, which is more than enough to 
cover the spectrum of temperatures encountered in a working 
GPU chip. They have a high sensitivity of around 55 
uV/degrees Celsius. The J-type is one of the most popular 
thermocouple types because of its wide measurement range 
and superior voltage output, which translates to greater tem-
perature resolution.  
 
Thermal Spacer: The thermal spacer is made of copper, the 
same material as the heatsink on the GPU. Consequently, it 
transfers heat from the GPU to the heatsink very well. The 
thermal resistance of the spacer is so low that it can be ignored 
for all practical purposes. Thus, our temperature-measurement 
methodology does not affect the working of the GPU in any 
detrimental way. 
Fig. 2. Customized thermospacer for 8800GT GPU. 
 
 
Installation-Methods Previously Attempted: Taping using 
heat transfer tapes, soldering, and gluing using thermo-epoxy 
are other possible installation options, but we learned that they 
are not feasible. Soldering does not work because the surface 
of a chip cannot be soldered. Both taping and gluing allow 
installation of thermocouples, but they have two serious prob-
lems. First, both tape and glue material themselves prevent 
heat transfer from the chip to the heatsink. Even with material 
specifically designed for high temperature, it is still not good 
enough to transfer all the heat from the chip. The second prob-
lem is that placing thermocouples exactly at the desired loca-
tions is not a trivial task.  
Therefore, we used grooves in the thermal spacer to hold 
the thermocouples in place. The sensor placement pattern is 
uniform in nature so as to take temperature measurements on 
the GPU chip over a uniform pattern grid. A layer of thermal 
paste is applied on the GPU chip as well as on the thermal 
spacer to ensure smooth thermal contact throughout.  
Figure 3 shows the thermal spacer, the locations of the 
thermocouples, a picture after the thermocouples are placed, 
and an estimated floor plan of the chip. The inner box indi-
cates the actual chip size and the outside box is the size of the 
heatsink. Figure 3(a) shows an estimated floor plan of SMs. 
This floor plan is estimated based on GTX280 [4], which has 
the same microarchitecture but a different number of SMs. 
The floor plan shows the location of cores and TPCs. We es-
timate the core locations based on our one-core active experi-
ments in Section 5.1.2. Figure 3(d) shows a side view of the 
installed thermocouples and the spacer between the heatsink 
and the chip. 
 
Data Logger: The thermocouples are connected to a data-
logger unit NI FP-TC 120, three 8-channel thermocouple 
modules for Field- Point [2]. We use a 10/100 MBps Ethernet 
interface for FieldPoint to communicate the sensor data to the 
data-logging machine.  
 
3.2 Power Measurement System 
We use the Extech 380801 AC/DC Power Analyzer [1] to 
measure the overall system power consumption. The raw 
power data is sent to a data-log machine every 0.5 seconds 
through an RS232 interface. Note that multiple computers are 
involved in recording power and thermocouple readings, so 
timing is synchronized.  
 
3.3 Reconstructing Images 
To reconstruct temperature images, Matlab is used. We 
have written a script that considers each thermocouple channel 
in a correct spatial location. Furthermore, we can simulate a 
specific slice of time as thermocouple data has been cumulat-
ed over a period of time. To interpolate between each thermo-
couple reading, a contour function is used to reconstruct an 
overall thermal image.  
 
 
4. Many-core Architecture 
Figure 4 shows the high-level view of a heavily multi-
threaded and many-core GPU architecture (NVidia’s 8800GT 
is used). A series of streaming multiprocessors (SM) are con-
nected by an interconnection network and to a DRAM system.  
Fig. 4. High-level GPU architecture and workload execution. 
 
The top of the figure shows a series of workloads that get 
scheduled by work scheduler unit. Unlike in the CPU architec-
ture, scheduling is done purely by hardware. As a result, the 
number of activated SMs and which workload gets assigned to 
which SM are non-deterministic. This lack of understanding is 
a potential problem for this study, as we need to know what 
cores to turn on and keep them running without interruption. 
 
 
4.1 How to control which core for execution? 
Currently, GPU vendors do not disclose information on 
how to control the scheduling and other essential information. 
Hence, to overcome this problem, we devise a new technique 
in software to make sure that only a single workload gets as-
signed to each SM. Each workload is intentionally modified to 
use just the right amount of SM resources (i.e., increasing 
shared memory and register usage), so that only one workload 
gets assigned to an SM. Then, we intentionally invoke a num-
ber of workloads that is identical to the number of SMs in the 
GPU. Another modification is that we made each workload 
run for a sufficiently long time, as we do not want frequent 
context switching between workloads. For verification, when 
we increased by just one more workload, the execution time is 
doubled, which shows that all SMs were activated just before 
the workload addition. Figure 5 shows that by carefully modi-
fying the act value, we can control which active core is used 
for execution. Note that not all real GPU benchmarks are con-
structed in this manner, and currently controlling a specific 
core with this technique using those benchmarks is not possi-
ble.  
Fig. 5. Simplified view of code example. 
 
The high-level view of this specialized benchmark has a 
number of floating point multiply-adds and coalesced memory 
loads inside a loop. We supply as parameters to the kernel all 
the SM numbers that should be active for the run. Figure 5 
shows an example of activating four blocks. The benchmark is 
run for a fixed amount of time (120 seconds in the above 
case2) during which, the host code calls the kernel in a loop 
till the specified time is elapsed. We use the nvclock utility to  
record the GPU board temperature. Based on the benchmark 
output and the nvclock utility output, we calculate a running 
average of GPU board temperatures and also note the maxi-
mum temperature for each configuration run. 
 
5. Results 
5.1 Temperature Measurement System 
5.1.1 Calibration Experiments 
We design a calibration experiment system as shown in 
Figure 6. Two plates have been designed and manufactured, 
as shown in Figure 6. Plate 1 mimics the thermal behavior of a 
processor (heat source), and Plate 2 mimics the thermal be-
havior of a heatsink. One side of Plate 1 has the exact same 
shape of the chip, so we can place the spacer on which the 
thermocouples are already installed between two plates. We 
uniformly increase the temperature of Plate 1. After that, we 
place Plate 1 in the ambient temperature and install the spacer 
and Plate 2 in order. Then, Plates 1, 2, and the spacer reach the 
steady state, which is at room temperature. Figure 6 shows the 
calibration result, which shows that during the transient period, 
temperature differences occur, especially in the initial stage. 
We believe that these initial differences are primarily due to 
different physical pressures applied to some thermocouples 
when putting Plate 2 on top of Plate 1 physically. Once the 
weight of Plate 2 is stabilized on Plate 1, only minor tempera-
ture differences exist, especially in the calibration range (oper-
ation range). Hence, this shows that we can use thermocouples 
to measure the heat distribution on the surface of a processor.  
Fig. 6. Thermocouple calibration system (top) and the results (bottom). 
 
5.1.2 One-core Activation 
One of the important questions is whether there will be 
enough of a temperature difference between active cores and 
idle cores. To answer this question, we activate only one core 
at a time and vary the active core locations. We adjust the time 
of execution such that the temperatures reflected by the ther-
mocouples reach a saturated value. We take an average of 30 
 
  
readings after saturation for each thermocouple location and 
plot the heatmap at the saturation point taking this value. Fig-
ure 7 shows the heatmap of two different active cores (Core 1 
and Core 4) and the idle state. The results show that when a 
core is active, the temperature is higher than in other areas by 
around 5 degrees. Please note that, even though the rest of the 
cores are idle, because there is no power gating or clock gating, 
those cores are still on, consuming some power.  
Fig. 7. Difference in heatmaps for idle and active cores (Left: no active 
core, middle: Core 1 active, right: Core 4 active). 
 
On performing the one-core activation experiment, we ob-
served that the heatmaps for 0 and 7 were very similar. This 
was also true for SM combinations of (1,8), (2,9), (3,10), 
(4,11), (5,12), and (6,13). So, it is apparent that 0 and 7 belong 
to the same TPC, and the same can be said about the other 
combinations. Figure 8 shows the similarity in thermal maps 
for combinations (0,7) and (3,10). Note that neither a default 
GPU scheduling algorithm nor exact core locations are dis-
closed by GPU vendors. 
Fig. 8. SMs belonging to the same TPC (top left: Core 0 active, top 
right: Core 7 active, bottom left: Core 3 active, bottom right: Core 10 
active) 
 
5.1.3 Repeatability and Rotation Test 
To test the stability of the thermocouple measurements, we 
performed a rotation test (the chip is isotropic). In this experi-
ment, we insert the spacer after rotating it 90 degrees from the 
original position. If the temperature deltas that we observed in 
the original position were caused by the thermocouples them-
selves instead of the actual hotspot of the GPU, when we ro-
tate the spacer, the hotspots would have rotated together. 
Please note that the thermocouples are already glued in the 
spacer, so when we rotate the spacer, the thermocouples are 
also rotated together. The default configuration is called 0 
degree, and we plotted the heatmap with the spacer at 90 de-
grees. Figure 9 shows the results of the 0- and 90-degree ex-
periments (the 90-degree data is also drawn based on the core 
locations in the 0-degree data). The results show that the 
heatmap at 90 degrees is very similar to 0-degrees heatmap, so 
the hotspot is still found correctly. Hence, we can say that the 
thermocouples are laid out properly to detect hotspots irre-
spective of the orientation. Although we do not present the 
results in this paper, we also did the repeatability test. We 
rotated the spacer back to the original position and compared 
the results with the initial the 0-degree experiment data. The 
repeatability test shows very similar results. These experi-
ments point to the robustness of the temperature-measuring 
method using thermocouples with a custom-designed thermal 
spacer. 
Fig. 9. The 0- and 90-degree heatmaps of thermal spacer with Core 2 
active 
 
5.2 Temperature and Power 
5.2.1 Temperature Aware Scheduling 
To save energy, many temperature-aware thread-scheduling 
algorithms have been proposed. The advantage of certain core 
combinations being thermally optimal or generating lower 
power can be explained by thinking about the layout from a 
thermal perspective. As explained in detail [8], interleaving 
high power density elements with lower power ones leads to 
virtual lateral heatsinks. Thus, when scheduling work on cores 
that are distant from high power density elements, scheduling 
such that active cores are separated by low power/cooler run-
ning components would give such a combination of active 
cores an edge from the thermal and power point of view. Thus, 
having an idea about the layout, one can intelligently schedule 
work to minimize thermal stress and power consumption. 
Also, a more uniform power and thermal distribution leads to 
lower hotspot formation.  
 
5.2.2 Temperature and Power Measurement 
Using our power-measurement system and results of the 
on-chip sensor, we can find the delta in power as well as tem-
perature for different combinations of active cores.  
We measure temperature and power together by activating 
one, two, four, and seven cores. For one-core and two-core 
tests, power consumption is almost the same regardless of 
which core(s) is(are) active. This is because one or two cores 
do not generate enough power to create severe hotspots. The 
seven-core test also shows similar power consumption behav-
ior. This is because more than half of the chip is activated so 
the entire chip becomes hot (i.e., no temperature distributions.) 
We observe that activating four cores provides a significant 
delta, depending on core positions. Hence, we report the re-
sults of the four-core test. 
 
5.2.3 Multiple-Core Tests on 8800GT 
We tried different combinations of four-active cores in 
8800GT and measured the power and temperature for each 
case. Table 1 summarizes the results, which show a strong 
correlation between temperature and power. Higher tempera-
ture consumes more power. From the table we can see that the 
 
core combination of 0-7-1-8 consumes the least amount of 
power and produced the lowest temperature, while the combi-
nation 0-1-2-3 induces maximum thermal stress and power. 
This is a very interesting phenomenon, as we are executing 
the same code on the same number of SMs (processors). This 
fact can be corroborated by looking at the heatmaps for the 
two cases shown in Figure 10. For the 0-7-1-8 case, heat is 
well spread, so the overall temperature is lower. However, for 
0-1-2-3, the heat is concentrated in the center, so the overall 
temperature becomes higher. This is consistent with the aver-
age temperature measurement from the on-chip sensor. Fur-
thermore, these results can be used to construct a predicted 
floor plan, which is shown in Figure 3(a). It is apparent that 
the 0-1-2-3 case activates four TPCs, while the 0-7-1-8 case 
activates only two TPCs.  
Based on these results, we can conclude that temperature-
aware thread/core scheduling can actually change the power 
consumption. When few cores are active, depending on which 
cores are hot, the overall temperature can vary much and so 
does the power consumption. 
Table 1: Four active cores – measured power vs. on-chip sensor. 
 
Fig.10. Difference in heatmaps between high and low thermal stress 
(left: 0-7-1-8, right: 0-1-2-3). 
 
 
5.2.4 Projection of Thermal Effect on Higher Number 
of Cores? 
Section 5.2.3 showed that depending on the active core lo-
cation, temperature and power consumption can be severely 
affected, even though the same number of cores is used for 
execution. We project that this will become more apparent in 
the architecture with many more cores. For example, NVidia 
GTX280 has 30 SMs, compared to 12 SMs of 8800GT. This 
GPU will give us more room to choose the number of active 
cores and their locations. However, we do not have the ther-
mo-spacer and leave this for future work. Nevertheless, we 
have successfully done a similar experiment using the on-chip 
temperature sensor and power meter. The plot of measured 
power and temperature is shown in Figure 11. It shows a sig-
nificant delta of around 25 watts with a temperature differen-
tial of 4.3 degree Celsius. This work adds one more dimension, 
controlling core locations, to this work [6], which claims that 
not all cores need to be activated for some benchmarks. 
Fig. 11. Variation of GPU power consumption vs. on-chip temperature. 
 
 
6. Implications and Future Work 
The results in Section 5.2.3 showed that the number of 
TPCs activated should be minimized to reduce power and 
temperature. To avoid confusion, minimizing the number of 
active TPCs is not the same as minimizing the number of ac-
tive cores; this is transparent to a programmer. Another impli-
cation is that those active TPCs should be as far apart as pos-
sible. This fact was actually considered in [8]; if hot and cold 
areas are interchangeably placed, they create a virtual heatsink 
effect. The difference is that the authors used a simulator, and 
the granularity of control was different (i.e., controlling CPU 
units vs. GPU cores). We actually controlled scheduling at 
core and TPC granularity and confirmed this effect in a real 
experiment.  
To maximize the virtual heatsink effect, separating the ac-
tive TPCs as far apart as possible is clearly the method to use. 
However, there is a complicated trade-off between (1) maxim-
izing all SMs in a single TPC vs. (2) minimizing the number 
of active SMs in a TPC, which results in more active TPCs. It 
would seem that activating all SMs within the same TPC is 
better since SMs share some texture and shared cache. Fur-
thermore, activating another TPC unnecessarily could result in 
more energy use. But there could be another trade-off. For 
some types of applications with heavy memory use, SMs in 
the same TPC could compete with each other for memory 
load/store units, which could degrade performance. For this 
case, invoking multiple TPCs would result in better perfor-
mance. This deep level of investigation is future work. Never-
theless, we have managed to measure the temperature of a 
GPU processor and perform explicit work scheduling despite 
having no disclosed information from vendors. 
To the best of our knowledge, this is the first study to ana-
lyze the thermal behavior of a GPU processor using thermo-
couples and it extends [6] by adding one more dimension of 
energy optimization, which is changing active core location, 
not just limiting the number of cores. 
 
7. Conclusion 
In this paper we present a robust and reliable temperature-
measurement system using thermocouples. Furthermore, we 
overcome the GPU scheduling problem despite the lack of 
documentation on scheduling.  
We discuss the importance and an application of such a sys-
tem by describing its relevance to a thermal-aware scheduling 
scheme for many-core systems. With power and temperature 
having become primary-level design parameters and with the 
 
  
advent of many cores, we believe that this field of research 
offers many opportunities for exploration and needs robust 
tools to achieve that exploration. To this effect, we feel that 
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